Old Web
English
Sign In
Acemap
>
authorDetail
>
Guan-Ru Lee
Guan-Ru Lee
NAND gate
Electronic engineering
Physics
Decoding methods
Logic gate
5
Papers
57
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A 128Gb (MLC)/192Gb (TLC) single-gate vertical channel (SGVC) architecture 3D NAND using only 16 layers with robust read disturb, long-retention and excellent scaling capability
2017
IEDM | International Electron Devices Meeting
Hang-Ting Lue
Pei-Ying Du
Wei-Chen Chen
Yung-Chun Lee
Tzu-Hsuan Hsu
Teng-Hao Yeh
Kuo-Pin Chang
Chih-Chang Hsieh
Chiatze Huang
Guan-Ru Lee
Chih-ping Chen
Chieh-Fang Chen
Chia-Jung Chiu
Yi Chin Chen
Wen-Pin Lu
Tahone Yang
Kuang-Chao Chen
Chun-Hsiung Hung
Keh-Chung Wang
Chih-Yuan Lu
Show All
Source
Cite
Save
Citations (4)
A novel double-density, single-gate vertical channel (SGVC) 3D NAND Flash that is tolerant to deep vertical etching CD variation and possesses robust read-disturb immunity
2015
IEDM | International Electron Devices Meeting
Hang-Ting Lue
Tzu-Hsuan Hsu
Chen Jun-wu
Wei-Chen Chen
Teng-Hao Yeh
Kuo-Pin Chang
Chih-Chang Hsieh
Pei-Ying Du
Yi-Hsuan Hsiao
Yu Wei-jiang
Guan-Ru Lee
Roger Lo
Yan-Ru Su
Chiatze Huang
Sheng-Chih Lai
Li Yang-liang
Chieh-Fang Chen
Min-Feng Hung
Chih-Wei Hu
Chia-Jung Chiu
Chih-Yuan Lu
Show All
Source
Cite
Save
Citations (16)
The application of e beam inspection on 3D NAND flash
2012
Hsiang-Chou Liao
Yi Chin Chen
Guan-Ru Lee
Yen-Hao Shih
Hang-Ting Lue
Tuung Luoh
Ling-Wu Yang
Kuang Yeu Hsieh
Tahone Yang
Kuang-Chao Chen
Rich Liu
Chih-Yuan Lu
Show All
Source
Cite
Save
Citations (0)
Design innovations to optimize the 3D stackable vertical gate (VG) NAND flash
2012
IEDM | International Electron Devices Meeting
Chun-Hsiung Hung
Hang-Ting Lue
Shuo-Nan Hung
Chih-Chang Hsieh
Kuo-Pin Chang
Ti Wen Chen
Shih-Lin Huang
Tzung Shen Chen
Chih-Shen Chang
Wen-Wei Yeh
Yi-Hsuan Hsiao
Chieh-Fang Chen
Shih-cheng Huang
Yan Ru Chen
Guan-Ru Lee
Chih-Wei Hu
Shih-Hung Chen
Chia-Jung Chiu
Yen-Hao Shih
Chih-Yuan Lu
Show All
Source
Cite
Save
Citations (6)
A highly scalable 8-layer Vertical Gate 3D NAND with split-page bit line layout and efficient binary-sum MiLC (Minimal Incremental Layer Cost) staircase contacts
2012
IEDM | International Electron Devices Meeting
Shih-Hung Chen
Hang-Ting Lue
Yen-Hao Shih
Chieh-Fang Chen
Tzu-Hsuan Hsu
Yan Ru Chen
Yi-Hsuan Hsiao
Shih-cheng Huang
Kuo-Pin Chang
Chih-Chang Hsieh
Guan-Ru Lee
Alfred Tung Hua Chuang
Chih-Wei Hu
Chia-Jung Chiu
Lo Yueh Lin
Hong-Ji Lee
Feng-Nien Tsai
Chin-Cheng Yang
Tahone Yang
Chih-Yuan Lu
Show All
Source
Cite
Save
Citations (31)
1