author-photo

Naoaki Aoki

IBM

5

Papers

109

Citations

Citation Trend

Filter By

Papers (4) Sort By

Journal Conference Others

A 1.6 ns access, 1 GHz two-way set-predicted and sum-indexed 64-kByte data cache

2000 VLSIC | Symposium on VLSI Circuits
Show All
- Source
- Cite
- Save
Citations (2)
A 1 GHz single-issue 64 b PowerPC processor

2000 ISSCC | International Solid-State Circuits Conference
Show All
- Source
- Cite
- Save
Citations (26)
“Timing closure by design,” a high frequency microprocessor design methodology

2000 DAC | Design Automation Conference
Show All
- Source
- Cite
- Save
Citations (21)
A 1.0-GHz single-issue 64-bit powerPC integer processor

1998 ISSCC | International Solid-State Circuits Conference
Show All
- Source
- Cite
- Save
Citations (53)