Old Web
English
Sign In
Acemap
>
authorDetail
>
Janakiraman Viraraghavan
Janakiraman Viraraghavan
Indian Institute of Technology Madras
Computer science
Transistor
Threshold voltage
Logic gate
High-κ dielectric
3
Papers
5
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
An Area-Efficient Word-line Pitch-aligned 8T SRAM Compatible Digital-to-Analog Converter
2021
ISCAS | International Symposium on Circuits and Systems
Balaji Vijayakumar
Janakiraman Viraraghavan
Show All
Source
Cite
Save
Citations (0)
80-kb Logic Embedded High-K Charge Trap Transistor-Based Multi-Time-Programmable Memory With No Added Process Complexity
2018
IEEE Journal of Solid-state Circuits
Balaji Jayaraman
Derek Leu
Janakiraman Viraraghavan
Alberto Cestero
Ming Yin
John Golz
Rajesh Reddy Tummuru
Ramesh Raghavan
Dan Moy
Thejas Kempanna
Faraz Khan
Toshiaki Kirihata
Subramanian S. Iyer
Show All
Source
Cite
Save
Citations (5)
Dual-bit 3-T high-density array MTPROM
2016
Ramesh Raghavan
Balaji Jayaraman
Janakiraman Viraraghavan
Thejas Kempanna
Rajesh Reddy Tummuru
Toshiaki Kirihata
Show All
Source
Cite
Save
Citations (0)
1