A New Method and Test Structure for Determination of Interconnect Parasitic Parameters
0
Citation
0
Reference
20
Related Paper
Cite
The capacitance level measurement process involves first of all knowing the capacitance of the sensorial part of the built system. For the parallel plate capacitive sensor behavior modeling, it is mandatory to take into consideration the influence of the dielectric materials between the plates. Also, knowing the dielectric position in respect with the capacitor's plates, respectively the total parasitic capacitance, the electrical model of the multi-capacitive sensor can be revealed.
Parasitic capacitance
Position (finance)
Electrical capacitance tomography
Capacitance probe
Cite
Citations (4)
This paper describes how thin film capacitance measurements below 2 nm are affected by an anomalous "negative capacitance effect" induced by parasitic components that originate from the wafer chuck. This inductive effect is observed even though appropriate calibration is executed at the tips of the probe needle to remove the residual inductance from the measurement system. We explain the mechanism of the "negative capacitance effect" theoretically and demonstrate it experimentally. We also propose a new methodology for on-wafer C-V measurements that can reduce this inductive effect that originates from system parasitics while at the same time expanding the practical frequency range of measurement to 100 MHz.
Parasitic capacitance
Parasitic extraction
Differential capacitance
Capacitance probe
Cite
Citations (25)
A fast and accurate capacitance measurement technique, direct charge measurement (DCM), is introduced to improve productivity of semiconductor parametric testing. The approach is simpler and much faster compared with conventional method using charge-based capacitance measurement (CBCM) or LCR meter. On-chip active device is not an essential necessity for DCM test structure and it is easy to implement parallel measurements. The basic theory, parallel measurement method and mathematical analysis on non-linear MOS capacitance measurement are explained. For interconnect capacitance measurement, an extension of DCM, degenerated exhaustive direct charge measurement (DEDCM) is presented as a faster, more accurate and thorough characterization technique. Experimental results show good data matching and significant throughput improvement over conventional LCR meter measurements.
LCR meter
Parasitic capacitance
Characterization
Cite
Citations (3)
In this paper, the quasi-static - (QSCV) measurement technique is applied to measure capacitance of 2-D (planar) and 3-D IC interconnect test structures. The advantages of the quasi-static approach such as the immunity from frequency dependence effects and the capability of measuring small capacitance values in the 100-fF range are particularly attractive for the characterization of the interconnect capacitance in planar and vertical architectures with small dimensions. Issues related to the QSCV measurements of leaky capacitors are analyzed and quantified. The capacitance of different 2-D and 3-D interconnect structures is measured, and the QSCV results are compared with capacitance values extracted from impedance measurements of the same structures in the frequency domain.
Differential capacitance
Parasitic capacitance
Cite
Citations (12)
An improved two-frequency method of capacitance measurement for the high-k gate dielectrics is proposed. The equivalent circuit model of the MOS capacitor including the four parameters of intrinsic capacitance, loss tangent, parasitic series inductance, and series resistance is developed. These parameters can be extracted by independently measuring the capacitor at two different frequencies. This technique is demonstrated for high-k SrTiO/sub 3/ gate dielectrics and the results show that the calibrated capacitances are invariant over a wide range of frequency. In addition, the extracted loss tangent, inductance and resistance are independent on gate voltage and frequency. The effect of series resistance on the frequency dispersion of the capacitance can be also explained by this model. These results indicate that this modified technique can be incorporated in the routine capacitance-voltage (C-V) measurement procedure providing the physically meaningful data for the high-k gate dielectrics.
Equivalent series resistance
LCR meter
Dissipation factor
Parasitic capacitance
Equivalent series inductance
Cite
Citations (63)
The characterization of modern interconnect architectures and materials for ICs requires extensive interline capacitance measurements at low frequencies (100 kHz-1 MHz) for evaluating the dielectric constant k of the insulating materials, which separate the conductive wires in the same metal level. The type of structure used for this purpose often features a considerable length. This characteristic can result in a frequency dependence of the measured capacitance value that can easily lead to under-estimate the k value of the insulator. The aim of this paper is to show and explain the frequency dependence by the study and the modeling of the typical interline capacitance structure. The results of this study lead to determining a design parameter and a measurement procedure to circumvent the problem.
LCR meter
Frequency dependence
Characterization
Cite
Citations (18)
A new method to determine the channel widths and in situ gate-oxide thicknesses of conventional and LDD MOSFET's is described. The method is based on the linear relationship between the intrinsic gate capacitance and effective channel width. Measurements from two gate biases on devices of different channel widths are sufficient to obtain a full characterization. Channel widths and gate-oxide thicknesses determined by this method are given for both types of devices. This method applies to large-size as well as small-size, test devices.
Characterization
Channel length modulation
Cite
Citations (60)
As oxide thickness is reduced below 2.5 nm in MOS devices, both series and shunt parasitic resistances become significant in capacitance-voltage (C-V) measurements. A new technique is presented which allows the frequency-independent device capacitance to be accurately extracted from impedance measurements at two frequencies. This technique is demonstrated for a 1.7 nm SiO/sub 2/ capacitor.
Parasitic capacitance
Leakage (economics)
Cite
Citations (491)
Interconnection parasitic capacitance is the dominant delay and noise source in modem integrated circuits. Intra-layer capacitance plays a more and more important role in advanced technologies due to tighter pitch and higher aspect ratios. This study presents a novel test structure and a two-step method for measuring intra-layer coupling capacitance C/sub c/, based on a charge-based capacitance measurement technique, which consumes less wafer area and gives a simple method and a high-resolution extraction of intralayer capacitance parameters. The comparison of C/sub c/ between measurement and simulation results shows good agreement, with a difference of less than 5%.
Parasitic capacitance
Differential capacitance
Capacitive coupling
Cite
Citations (1)
Fabrication and electrical characterization of 5×50um through silicon vias for 3D integration
We present fabrication, electrical characterization, and metrology analysis results of 5×50um TSVs for 3D integration. Specifically, electrical performance of blind TSVs is evaluated by capacitance-voltage (CV) and current-voltage (IV) measurements. Important electrical parameters such as oxide capacitance, minimum TSV capacitance, leakage current, and breakdown voltage are extracted and show good results. The capacitance values also closely match model predictions. The electrical testing data are further verified with a variety of materials analysis techniques.
Characterization
Parasitic capacitance
Leakage (economics)
Cite
Citations (0)