High performance CMOS FDSOI devices activated at low temperature
2016
3D sequential integration requires top FETs processed with a low thermal budget (500–600°C). In this work, high performance low temperature FDSOI devices are obtained thanks to the adapted extension first architecture and the introduction of mobility boosters (pMOS: SiGe 27% channel / SiGe:B 35% RSD and nMOS: SiC:P RSD). This first demonstration of n and p extension first FDSOI devices shows that low temperature activated device can match the performance of a device with state-of-the-art high temperature process (above 1000°C).
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
2
References
10
Citations
NaN
KQI