Monolithically integrated InGaAs PIN-InP JFET amplifier with high sensitivity

1988 
Results on a p-i-n diode (PIN)-FET amplifier fabricated with high-performance fully ion-implanted InP JFETs are presented. An undoped InGaAs absorption layer and an Fe-doped semi-insulating InP layer are grown on an n/sup +/InP substrate. A Zn diffusion using evaporated Zn/sub 3/P/sub 2/ and ion implantation are performed on the top layer to form the PIN and FETs, respectively. The fully ion-implanted InP JFET has a transconductance over 100 mS/mm at V/sub gs/=0 with a 3-dB cutoff frequency of about 9 GHz. A complete preamplifier is implemented, consisting of gain and level-shifting buffer stages with an open-loop voltage gain of 5.5. The amplifier uses a novel symmetrical design in which the DC offset is zero at the output. A receiver sensitivity of -36.4 dBm is measured from the integrated PIN-JFET amplifier for 200 Mb/s NRZ (nonreturn-to-zero) optical signals (1.3- mu m wavelength) at 1*10/sup -9/ bit error rate. To the authors' knowledge, this is the best sensitivity reported for a PIN-FET device designed for the 1.3-1.55 mu m wavelength region. >
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    1
    References
    9
    Citations
    NaN
    KQI
    []