Defect reduction for 20nm high-k metal gate technology

This paper describes the methodology, results and improvements for defect reduction in the Front End of Line of a 20nm planar technology. The defect inspection optimization and defect reduction methodology described were implemented for the High-k Metal Gate (HKMG) stack module on 300mm wafers for high performance logic devices.