Old Web
English
Sign In
Acemap
>
authorDetail
>
Jedrzej Solecki
Jedrzej Solecki
Mentor Graphics
Computer science
Real-time computing
Built-in self-test
Electronic engineering
Fault coverage
5
Papers
45
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Test Time and Area Optimized BrST Scheme for Automotive ICs
2019
ITC | International Test Conference
Nilanjan Mukherjee
Jerzy Tyszer
Daniel Tille
Mahendar Sapati
Yingdi Liu
Jeffrey Mayer
Sylwester Milewski
Elham Moghaddam
Janusz Rajski
Jedrzej Solecki
Show All
Source
Cite
Save
Citations (3)
Staggered ATPG with capture-per-cycle observation test points
2018
VTS | VLSI Test Symposium
Yingdi Liu
Janusz Rajski
Sudhakar M. Reddy
Jedrzej Solecki
Jerzy Tyszer
Show All
Source
Cite
Save
Citations (7)
Full-scan LBIST with capture-per-cycle hybrid test points
2017
ITC | International Test Conference
Sylwester Milewski
Nilanjan Mukherjee
Janusz Rajski
Jedrzej Solecki
Jerzy Tyszer
Justyna Zawada
Show All
Source
Cite
Save
Citations (9)
Trimodal Scan-Based Test Paradigm
2017
IEEE Transactions on Very Large Scale Integration Systems
Grzegorz Mrugalski
Janusz Rajski
Jedrzej Solecki
Jerzy Tyszer
Chen Wang
Show All
Source
Cite
Save
Citations (20)
Star-EDT: Deterministic On-Chip Scheme Using Compressed Test Patterns
2017
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Grzegorz Mrugalski
Janusz Rajski
Lukasz Rybak
Jedrzej Solecki
Jerzy Tyszer
Show All
Source
Cite
Save
Citations (6)
1