Old Web
English
Sign In
Acemap
>
authorDetail
>
V.J. Arulkarthick
V.J. Arulkarthick
Computer science
Parallel computing
Adder
Arithmetic
Functional verification
5
Papers
4
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Cloud-Internet of Health Things (IOHT) Task Scheduling Using Hybrid Moth Flame Optimization with Deep Neural Network Algorithm for E Healthcare Systems.
2022
Sci. Program.
N. Arivazhagan
Krishnan Somasundaram
D. Vijendra Babu
M. Gomathy Nayagam
R. M. Bommi
Gouse baig Mohammad
Puranam Revanth Kumar
Yuvaraj Natarajan
V.J. Arulkarthick
V.K. Shanmuganathan
Kannan Srihari
M. Ragul Vignesh
Venkatesa Prabhu Sundramurthy
Show All
Source
Cite
Save
Citations (0)
Area and power delay product efficient level restored hybrid full adder (LR-HFA)
2021
Analog Integrated Circuits and Signal Processing
V.J. Arulkarthick
Rajagopal Thiruvengadam
Chakrapani Arvind
K. Srihari
Show All
Source
Cite
Save
Citations (0)
Design of BCD adder with five input majority gate for QCA
2020
Microprocessors and Microsystems
V.J. Arulkarthick
Abinaya Rathinaswamy
K. Srihari
Show All
Source
Cite
Save
Citations (2)
Delay and area efficient approximate multiplier using reverse carry propagate full adder
2020
Microprocessors and Microsystems
V.J. Arulkarthick
Abinaya Rathinaswamy
Show All
Source
Cite
Save
Citations (2)
Design and Functional Verification of 4 Bit Arbiter in Quantum Dot Cellular Automata
2019
A. Rajesh
V.J. Arulkarthick
N. Rajeshwaran
Show All
Source
Cite
Save
Citations (0)
1