Old Web
English
Sign In
Acemap
>
authorDetail
>
Jun Seo
Jun Seo
Samsung
Electrical engineering
Logic gate
Electronic engineering
NAND gate
Nanowire
2
Papers
21
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (2)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Gate-all-around single silicon nanowire MOSFET with 7 nm width for SONOS NAND flash memory
2008
VLSIT | Symposium on VLSI Technology
Kyoung Hwan Yeo
Keun Hwi Cho
Ming Li
Sung-dae Suk
Yun-young Yeoh
Min Sang Kim
Hyun Jun Bae
Ji-Myoung Lee
Suk-kang Sung
Jun Seo
Bokkyoung Park
Dong-Won Kim
Donggun Park
Won-Seoung Lee
Show All
Source
Cite
Save
Citations (21)
New Dry Etching Process of the Deep Contact Composed of SiO2 and Si Layer by using the Triple Hard Mask System
2007
Woojin Cho
Jun Seo
Y. M. Kang
Min-Chul Chae
Sung-Un Kwon
Jae-seung Hwang
Show All
Source
Cite
Save
Citations (0)
1