Old Web
English
Sign In
Acemap
>
authorDetail
>
Muni Praveena Rela
Muni Praveena Rela
Parallel computing
Electronic circuit
Carry-skip adder
Multiplexer
Latency (engineering)
1
Papers
0
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A Novel Design of 16-Bit MAC Unit using Hybrid Variable Latency CSKA Structure for DSP Applications
2017
International Journal of Research
P. Samyuktha
Muni Praveena Rela
M. Gurunadha Babu
Show All
Source
Cite
Save
Citations (0)
1