Old Web
English
Sign In
Acemap
>
authorDetail
>
Dieter Dipl.-Ing. Wendel
Dieter Dipl.-Ing. Wendel
Electronic engineering
Computer science
Computer hardware
Logic synthesis
Master clock
2
Papers
0
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (2)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Procede et appareil pour tester circuits of a grande integrity integration.
1990
Ulrich Diebold
Joachim Riegler
Peter Rost
Manfred Dipl Phys Schmidt
Otto Dipl.-Ing. Torreiter
Peter Verwegen
Dawn Weiland
Dieter Dipl.-Ing. Wendel
Show All
Source
Cite
Save
Citations (0)
Test and Characterization
1989
Joachim Riegler
Peter Hans Roth
Dieter Dipl.-Ing. Wendel
Show All
Source
Cite
Save
Citations (0)
1