Old Web
English
Sign In
Acemap
>
authorDetail
>
J. West
J. West
Texas Instruments
CMOS
Electrical engineering
Electronic engineering
Engineering
Wafer
1
Papers
25
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Practical implications of via-middle Cu TSV-induced stress in a 28nm CMOS technology for Wide-IO logic-memory interconnect
2012
VLSIT | Symposium on VLSI Technology
J. West
Youn Sung Choi
C Vartuli
Show All
Source
Cite
Save
Citations (25)
1