Monolithic photoreceiver integrating GaInAs PIN/JFET with diffused junctions

1987 
A new integrated PIN/JFET using an original three-layer GalnAs structure has been developed in order to optimise both devices separately. Thanks to the good performances and high reliability of individual components, the sensitivity of such monolithic photoreceivers is -33.7 dBm for a 10 -9 bit error rate at 140 Mbit/s.
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    2
    References
    12
    Citations
    NaN
    KQI
    []