A 1.5-ns 256-kb BiCMOS SRAM with 60-ps 11-K logic gates
1994
A 1.5-ns address access time, 256-kb BiCMOS SRAM has been developed. To attain this ultra-high-speed access time, an emitter-coupled logic (ECL) word driver is used to access 6-T CMOS memory cells, eliminating the ECL-MOS level-shifter time delay. The RAM uses a low-power active pull down ECL decoder. The chip contains 11-K, 60-ps ECL circuit gates. It provides variable RAM configurations and general logic functions. RAM power consumption is 18 W; chip power consumption is 35 W. The chip is fabricated by using a 0.5-/spl mu/m BiCMOS process. The memory cell size is 58 /spl mu/m/sup 2/ and the chip size is 11/spl times/11 mm. >
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
20
References
4
Citations
NaN
KQI