Old Web
English
Sign In
Acemap
>
Paper
>
Optimized Shallow Trench Isolation Technology for DRAM Embedded Logic Process
Optimized Shallow Trench Isolation Technology for DRAM Embedded Logic Process
1999
T. Yamazaki
K Ohno
N. Tsuchiya
T. Gocho
Keywords:
Electronic engineering
Shallow trench isolation
Geology
Dram
Engineering physics
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]