A 23 dBm Gain Shaping Stacked Power Block CMOS Power Amplifier Achieving 36% PAE

This paper introduces a design methodology that reduces the fundamental trade-off between linearity and power added efficiency (PAE) in CMOS power amplifier (PA). In our work, a stacked power block...