Old Web
English
Sign In
Acemap
>
Paper
>
A 622Mbps 8??8 ATM Switch Chip Set with Shared Multi-Buffer Architecture
A 622Mbps 8??8 ATM Switch Chip Set with Shared Multi-Buffer Architecture
1992
Harufusa Kondoh
Hiromi Notani
Hidetoshi Yamanaka
Koyo Higashitani
Hideo Saito
Isao Hayashi
Steven G. Kohama
Yoichi Matsuda
Kevin H. Oshima
Makoto Nakaya
Keywords:
Asynchronous Transfer Mode
Chipset
Chip
ATM adaptation layer
Computer network
Architecture
Chemistry
Chromatography
Correction
Cite
Save
Machine Reading By IdeaReader
0
References
0
Citations
NaN
KQI
[]