IEC vs. HBM: How to optimize on-chip protections to handle both requirements?

In automotive products, on-chip ESD protection must withstand both HBM and system ESD pulses. Some unexpected failures at medium current can be explained by current filaments creation for low dissipated power density. Explanation of failure mechanisms and layout optimization, based on TCAD simulation, are proposed.