Old Web
English
Sign In
Acemap
>
Paper
>
High-Level Synthesis: Status, Trends, and Future Directions
High-Level Synthesis: Status, Trends, and Future Directions
2016
Andres Takach
Keywords:
Computer architecture
Logic synthesis
Computer engineering
Logic optimization
Register-transfer level
Electronic engineering
Computer science
High-level verification
High-level synthesis
Correction
Source
Cite
Save
Machine Reading By IdeaReader
4
References
12
Citations
NaN
KQI
[]