32-bit RISC CPU Based on MIPS Instruction Fetch Module Design
2009
In this paper, we analyze MIPS instruction format? instruction data path?decoder module function and design theory basend on RISC CPUT instruction set. Furthermore, we design instruction fetch(IF) module of 32-bit CPU based on RISC CPU instruction set. Function of IF module mainly includes fetch instruction and latch module?address arithmetic module? check validity of instruction module?synchronous control module. Function of IF modules are implemented by pipeline and simulated successfully on QuartusII?
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
0
References
13
Citations
NaN
KQI