language-icon Old Web
English
Sign In
Acemap > Paper > A 0.18um Dual Gate (3.5nm/6.8nm) CMOS Technology with Copper Metallurgy for Logic, SRAM, and Analog Applications

A 0.18um Dual Gate (3.5nm/6.8nm) CMOS Technology with Copper Metallurgy for Logic, SRAM, and Analog Applications

1999 
Keywords:
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    2
    References
    7
    Citations
    NaN
    KQI
    []
    logo
    • CCF Conference Analysis
    • Map Galaxy
    • What's New
    © Copyright 2015-2020 Acemap, Inc. Shanghai Jiao Tong University.