Comparison of GIDL in p/sup +/-poly PMOS and n/sup +/-poly PMOS devices

Gate-induced-drain-leakage (GIDL) in LDD p-MOSFETs has been studied. The emphasis of this paper is on the comparison of GIDL in p/sup +/-poly PMOS versus n/sup +/-poly PMOS devices. Measurements show that the GIDL is less severe in p/sup +/-poly devices. Clarification for modeling GIDL in devices with different drain structures is also provided.