A scheme for the HPC second-level trigger
1989
Abstract The general architecture of the HPC second-level trigger is described, and an implementation based on digital sums of the drifted charge is discussed. The tests of a Camac prototype are reported.
Keywords:
- Correction
- Source
- Cite
- Save
- Machine Reading By IdeaReader
7
References
0
Citations
NaN
KQI