Old Web
English
Sign In
Acemap
>
Paper
>
Power performance evaluation of on-chip memory processor with arithmetic accelerators
Power performance evaluation of on-chip memory processor with arithmetic accelerators
2007
Chikafumi Takahashi
Mitsuhisa Sato
Daisuke Takahashi
Taisuke Boku
Akira Ukawa
Hiroshi Nakamura
Hidetaka Aoki
Hideo Sawamoto
Naonobu Sukegawa
Keywords:
Parallel computing
Computer architecture
Chip
Computer science
Computer hardware
power performance
Correction
Source
Cite
Save
Machine Reading By IdeaReader
0
References
1
Citations
NaN
KQI
[]