A 10-bit 70 MHz 3.3 V CMOS 0.5 /spl mu/m D/A converter for video applications

1995 
A 10-bit D/A converter with differential current outputs is presented. Special care was taken to minimize the output glitch energy and the linearity errors, considering the 1.5 V output range under a 3.3 V voltage supply. A current cell with biased switches, thermometer decoding and a shuffle in the physical layout of the cells enabled to achieve the following performances. The integral and differential linearity errors INL and DNL are within +/-1.5 LSB and +/-0.5 LSB respectively. The maximal glitch energy is 60 pV.S. The device dissipates 46 mW at 70 MHz clock rate and full-scale output swing. The D/A converter has been developed in a CMOS 0.5 /spl mu/m technology. The active chip area is 0.4 mm/sup 2/. >
    • Correction
    • Source
    • Cite
    • Save
    • Machine Reading By IdeaReader
    1
    References
    10
    Citations
    NaN
    KQI
    []