Old Web
English
Sign In
Acemap
>
authorDetail
>
Arpit Vijayvergia
Arpit Vijayvergia
STMicroelectronics
Logic level
Safe operating area
PMOS logic
Electrical engineering
Voltage
1
Papers
0
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A 100MHz, 5.6pJ EPT, 1V to 15V full swing level shifter using low voltage transistors
2021
Analog Integrated Circuits and Signal Processing
Vikas Rana
Arpit Vijayvergia
Show All
Source
Cite
Save
Citations (0)
1