Old Web
English
Sign In
Acemap
>
authorDetail
>
J. Holst
J. Holst
Cisco Systems, Inc.
CMOS
Physical design
Integrated circuit layout
Physics
Flip
1
Papers
57
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology
2013
IEEE Transactions on Nuclear Science
K. Lilja
M. Bounasser
S.-J. Wen
R. Wong
J. Holst
N. J. Gaspard
S. Jagannathan
Daniel Loveless
B. L. Bhuva
Show All
Source
Cite
Save
Citations (57)
1