Old Web
English
Sign In
Acemap
>
authorDetail
>
Toshihiko Hirose
Toshihiko Hirose
Mitsubishi Electric
CMOS
Architecture
Computer science
Static random-access memory
Megabit
2
Papers
31
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (2)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
TPM 8.4: A 20ns 4Mb CMOS SRAM with Hierarchical Word Decoding Architecture
1990
IEEE Journal of Solid-state Circuits
Toshihiko Hirose
Hirotada Kuriyama
Shuji Murakami
K. Yuzuriha
Takao Mukai
Kazuhito Tsutsumi
Yasumasa Nishimura
Yoshio Kohno
Show All
Source
Cite
Save
Citations (15)
A 34-ns 1-Mbit CMOS SRAM using triple polysilicon
1987
IEEE Journal of Solid-state Circuits
Tomohisa Wada
Toshihiko Hirose
Hirofumi Shinohara
Yuji Kawai
K. Yuzuriha
Yoshio Kohno
Shimpei Kayano
Show All
Source
Cite
Save
Citations (16)
1