Old Web
English
Sign In
Acemap
>
authorDetail
>
Shoji Yoshida
Shoji Yoshida
Hitachi
Reduced instruction set computing
Parallel computing
Computer science
Cache
Artificial intelligence
2
Papers
10
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (2)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Instruction fetch and dispatch scheme with flag‐in‐cache/in‐IBR
1998
Systems and Computers in Japan
Shoji Yoshida
Shigeya Tanaka
Kotaro Matsuo
Takashi Hotta
Hideo Sawamoto
Teruhisa Shimizu
Show All
Source
Cite
Save
Citations (0)
A 120-MHz BiCMOS superscalar RISC processor
1994
IEEE Journal of Solid-state Circuits
Shigeya Tanaka
Takashi Hotta
Fumio Murabayashi
Hiromichi Yamada
Shoji Yoshida
Kotaro Shimamura
Koyo Katsura
Tadaaki Bandoh
Koichi Ikeda
Kenji Matsubara
Kouji Saitou
Tetsuo Nakano
Teruhisa Shimizu
Ryuichi Satomura
Show All
Source
Cite
Save
Citations (10)
1