Old Web
English
Sign In
Acemap
>
authorDetail
>
Kadiyam Sreelekha
Kadiyam Sreelekha
% area reduction
Parallel computing
Logic synthesis
Field-programmable gate array
Logic block
1
Papers
0
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Design and Implementation of a Hybrid Lut/Multiplexer Architectures for Fpga
2018
International Journal of Research
Kadiyam Sreelekha
V Prasanth
Show All
Source
Cite
Save
Citations (0)
1