author-photo

Bipin Dhavale

Altera

2

Papers

16

Citations

Citation Trend

Filter By

Papers (2) Sort By

Journal Conference Others

System level signal and power integrity analysis for 3200Mbps DDR4 interface

2013 ECTC | Electronic Components and Technology Conference
Show All
- Source
- Cite
- Save
Citations (7)
System-level clock jitter modeling for DDR systems

2013 ECTC | Electronic Components and Technology Conference
Show All
- Source
- Cite
- Save
Citations (9)