Old Web
English
Sign In
Acemap
>
authorDetail
>
Tr. Parthasarathy
Tr. Parthasarathy
Logic family
Logic synthesis
System on a chip
Field-programmable gate array
ARM architecture
1
Papers
2
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Analysis of partitioning between ARM and FPGA on performance characteristics
2012
ICACCCT | International Conference on Advanced Communication Control and Computing Technologies
Tr. Parthasarathy
N. Venkatakrishnan
K Balamurugan
Show All
Source
Cite
Save
Citations (2)
1