Old Web
English
Sign In
Acemap
>
authorDetail
>
John Cayo
John Cayo
Mentor Graphics
Photonics
Waveguide
Photonic integrated circuit
Physical verification
Electronic design automation
4
Papers
8
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (4)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
LVS check for photonic integrated circuits — Curvilinear feature extraction and validation
2015
| Design, Automation & Test in Europe
Ruping Cao
Julien Billoudet
John Ferguson
Lionel Couder
John Cayo
Alexandre Arriordaz
Ian O’Connor
Show All
Source
Cite
Save
Citations (0)
LVS check for photonic integrated circuits: curvilinear feature extraction and validation
2015
DATE | Design, Automation, and Test in Europe
Ruping Cao
Julien Billoudet
John Ferguson
Lionel Couder
John Cayo
Alexandre Arriordaz
Ian O’Connor
Show All
Source
Cite
Save
Citations (3)
Photonics design with an EDA approach: Validation of layout waveguide interconnects
2014
GFP | International Conference on Group IV Photonics
Ruping Cao
H. Hu
John Ferguson
Fedor G. Pikus
John Cayo
Alexandre Arriordaz
Eric Cassan
Wim Bogaerts
Ian O’Connor
Show All
Source
Cite
Save
Citations (1)
Curvilinear property measurement and computation methods for physical verification of bent waveguides in photonic integrated circuit layouts
2014
OIC | Optical Interconnects Conference
Ruping Cao
Lionel Couder
John Cayo
John Ferguson
Fedor G. Pikus
Alexandre Arriordaz
Ian O’Connor
Show All
Source
Cite
Save
Citations (4)
1