Old Web
English
Sign In
Acemap
>
authorDetail
>
Sinha Sudeshna
Sinha Sudeshna
Logic gate
Arithmetic
Computer science
Electrical engineering
toggle switch
1
Papers
0
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Parallel Logic Gates by Genetic Toggle Switch
2010
Ando Hiroyasu
Sinha Sudeshna
Storni Remo
Aihara Kazuyuki
Show All
Source
Cite
Save
Citations (0)
1