Old Web
English
Sign In
Acemap
>
authorDetail
>
Jihi-Yu Lin
Jihi-Yu Lin
National Chiao Tung University
Computer science
Electronic engineering
CMOS
Static random-access memory
Architecture
5
Papers
249
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing
2012
IEEE Journal of Solid-state Circuits
Ming-Hsien Tu
Jihi-Yu Lin
Ming-Chien Tsai
Chien-Yu Lu
Yuh-Jiun Lin
Meng-Hsueh Wang
Huan-Shun Huang
Kuen-Di Lee
Wei-Chiang Shih
Shyh-Jye Jou
Ching-Te Chuang
Show All
Source
Cite
Save
Citations (128)
8T single-ended sub-threshold SRAM with cross-point data-aware write operation
2011
ISLPED | International Symposium on Low Power Electronics and Design
Yi-Wei Chiu
Jihi-Yu Lin
Ming-Hsien Tu
Shyh-Jye Jou
Ching-Te Chuang
Show All
Source
Cite
Save
Citations (20)
A low-power Mandarin-specific hearing aid chip
2010
A-SSCC | Asian Solid-State Circuits Conference
Cheng-Wen Wei
Yu-Ting Kuo
Kuo-Chiang Chang
Cheng-Chun Tsai
Jihi-Yu Lin
Yi FanJiang
Ming-Hsien Tu
Chih-Wei Liu
Tian-Sheuan Chang
Shyh-Jye Jou
Show All
Source
Cite
Save
Citations (11)
Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist
2010
SoCC | System-on-Chip Conference
Ming-Hsien Tu
Jihi-Yu Lin
Ming-Chien Tsai
Shyh-Jye Jou
Ching-Te Chuang
Show All
Source
Cite
Save
Citations (83)
Asymmetrical Write-assist for single-ended SRAM operation
2009
SoCC | Symposium on Cloud Computing
Jihi-Yu Lin
Ming-Hsien Tu
Ming-Chien Tsai
Shyh-Jye Jou
Ching-Te Chuang
Show All
Source
Cite
Save
Citations (7)
1