Old Web
English
Sign In
Acemap
>
authorDetail
>
M. Ishac
M. Ishac
Intel
Parallel computing
Computer science
Flash memory
Electronic engineering
Computer memory
3
Papers
193
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A Multilevel-Cell 32Mb Flash Memory Originally published in ISSCC Digest of Technical Papers 1995
2000
Mark E. Bauer
Ranjeet Alexis
G. Atwood
B. Baltar
Al Fazio
Kevin W. Frary
M. Hensel
M. Ishac
Johnny Javanifard
M. Landgraf
D. Leak
K. Loe
Duane R. Mills
Paul D. Ruby
R. Rozman
S. Sweha
Sanjay Talreja
Kenneth E. Wojciechowski
Show All
Source
Cite
Save
Citations (0)
A multilevel-cell 32 Mb flash memory
2000
ISMVL | International Symposium on Multiple-Valued Logic
Mark E. Bauer
Ranjeet Alexis
Greg Atwood
B. Baltar
Al Fazio
Kevin W. Frary
M. Hensel
M. Ishac
Johnny Javanifard
M. Landgraf
D. Leak
K. Loe
Duane R. Mills
Paul D. Ruby
Rod Rozman
S. Sweha
Sanjay Talreja
Kenneth E. Wojciechowski
Show All
Source
Cite
Save
Citations (21)
A multilevel-cell 32 Mb flash memory
1995
ISSCC | International Solid-State Circuits Conference
Mark E. Bauer
Ranjeet Alexis
Gregory E. Atwood
B. Baltar
Al Fazio
Kevin W. Frary
M. Hensel
M. Ishac
Johnny Javanifard
M. Landgraf
D. Leak
K. Loe
Duane R. Mills
Paul D. Ruby
Rodney R. Rozman
S. Sweha
Sanjay Talreja
Kenneth E. Wojciechowski
Show All
Source
Cite
Save
Citations (172)
1