Old Web
English
Sign In
Acemap
>
authorDetail
>
Masahiko Takeuchi
Masahiko Takeuchi
Renesas Electronics
Electronic engineering
Static random-access memory
CMOS
Electronic circuit
Computer science
8
Papers
185
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits
2007
IEEE Journal of Solid-state Circuits
Shigeki Ohbayashi
Makoto Yabuuchi
Koji Nii
Yasumasa Tsukamoto
Susumu Imaoka
Yuji Oda
Tsutomu Yoshihara
Motoshige Igarashi
Masahiko Takeuchi
Hiroshi Kawashima
Yasuo Yamaguchi
K. Tsukamoto
Masahide Inuishi
Hiroshi Makino
Koichiro Ishibashi
Hirofumi Shinohara
Show All
Source
Cite
Save
Citations (117)
A Large Scale, Flip-Flop RAM imitating a logic LSI for fast development of process technology
2007
ICMTS | International Conference on Microelectronic Test Structures
M. Fujii
K. Nii
Hiroshi Makino
Shigeki Ohbayashi
Motoshige Igarashi
Takeshi Kawamura
Miho Yokota
Nobuhiro Tsuda
Tomoaki Yoshizawa
Toshikazu Tsutsui
N. Takeshita
Naofumi Murata
Tomohiro Tanaka
T. Fujiwara
K. Asahina
Masakazu Okada
Kazuo Tomita
Masahiko Takeuchi
Hirofumi Shinohara
Show All
Source
Cite
Save
Citations (8)
A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuits
2007
VLSIC | Symposium on VLSI Circuits
Shigeki Ohbayashi
Makoto Yabuuchi
Koji Nii
Yasumasa Tsukamoto
Susumu Imaoka
Yuji Oda
Tsutomu Yoshihara
Motoshige Igarashi
Masahiko Takeuchi
Hiroshi Kawashima
Yasuo Yamaguchi
K. Tsukamoto
Masahide Inuishi
Hiroshi Makino
Koichiro Ishibashi
Hirofumi Shinohara
Show All
Source
Cite
Save
Citations (0)
ALargeScale, Flip-Flop RAM imitating alogic LSI forfast development ofprocess technology
2007
International Conference on Microelectronic Test Structures
M. Fujii
K. Nii
Hiroshi Makino
Shigeki Ohbayashi
Motoshige Igarashi
Takeshi Kawamura
Miho Yokota
Nobuhiro Tsuda
Tomoaki Yoshizawa
Toshikazu Tsutsui
N. Takeshita
Naofumi Murata
Tomohiro Tanaka
T. Fujiwara
K. Asahina
Masakazu Okada
Kazuo Tomita
Masahiko Takeuchi
Show All
Source
Cite
Save
Citations (0)
A 65 nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits
2006
VLSIC | Symposium on VLSI Circuits
Shigeki Ohbayashi
Makoto Yabuuchi
K. Nii
Yasumasa Tsukamoto
S. Imaoka
Yuji Oda
Motoshige Igarashi
Masahiko Takeuchi
Hiroshi Kawashima
Hiroshi Makino
Y. Yamaguchi
K. Tsukamoto
Masahide Inuishi
Koichiro Ishibashi
Hirofumi Shinohara
Show All
Source
Cite
Save
Citations (45)
1