Old Web
English
Sign In
Acemap
>
authorDetail
>
Ryuta Nishino
Ryuta Nishino
University of Kitakyushu
Integrated circuit layout
Design for manufacturability
Electronic engineering
IC layout editor
Design layout record
3
Papers
1
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Subblock-Level Matching Layout for Analog Block-Pair and Its Layout-Dependent Manufacturability Evaluation
2016
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Takuya Hirata
Ryuta Nishino
Shigetoshi Nakatake
Masaya Shimoyama
Masashi Miyagawa
Ryoichi Miyauchi
Koichi Tanno
Akihiro Yamada
Show All
Source
Cite
Save
Citations (0)
Subblock-level matching layout for analog block-pair and its manufacturability evaluation
2015
ISCAS | International Symposium on Circuits and Systems
Takuya Hirata
Ryuta Nishino
Shigetoshi Nakatake
Masaya Shimoyama
Masashi Miyagawa
Koichi Tanno
Akihiro Yamada
Show All
Source
Cite
Save
Citations (1)
Block-merge layout of an op-amp pair and its variability evaluation
2014
IEICE technical report. Signal processing
Masashi Miyagawa
Masaya Shimoyama
Koichi Tanno
Takuya Hirata
Ryuta Nishino
Shigetoshi Nakatake
Akihiro Yamada
Show All
Source
Cite
Save
Citations (0)
1