Old Web
English
Sign In
Acemap
>
authorDetail
>
Vijeyakumar Natarajan
Vijeyakumar Natarajan
Adder–subtractor
Electronic engineering
Gate count
Computer science
CMOS
1
Papers
1
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Design of Efficient Reversible BCD Adder–Subtractor Architecture and Its Optimization Using Carry Skip Logic
2016
Journal of Circuits, Systems, and Computers
Praveena Murugesan
Thanushkodi Keppanagounder
Vijeyakumar Natarajan
Show All
Source
Cite
Save
Citations (1)
1