Old Web
English
Sign In
Acemap
>
authorDetail
>
Ying Cao
Ying Cao
Xilinx
Computer science
Phase-locked loop
CMOS
Electronic engineering
Transceiver
5
Papers
41
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A 1.24pJ/b 112Gb/s (870Gbps/mm) Transceiver for In-package Links in 7nm FinFET
2021
VLSIC | Symposium on VLSI Circuits
Chi Fung Poon
Wenfeng Zhang
Junho Cho
Ma Shaojun
Yipeng Wang
Ying Cao
Asma Laraba
Eugene Ho
Winson Lin
Daniel Wu
Kee Hian Tan
Parag Upadhyaya
Yohan Frans
Show All
Source
Cite
Save
Citations (0)
6.1 A 112Gb/s PAM-4 Long-Reach Wireline Transceiver Using a 36-Way Time-Interleaved SAR-ADC and Inverter-Based RX Analog Front-End in 7nm FinFET
2020
ISSCC | International Solid-State Circuits Conference
Jay Im
Kevin Zheng
Adam Chou
Lei Zhou
Jae Wook Kim
Stanley Chen
Yipeng Wang
Hao-Wei Hung
KeeHian Tan
Winson Lin
Arianne Roldan
Declan Carey
Ilias Chlis
Ronan Casey
Ade Bekele
Ying Cao
David Mahashin
Hong Ahn
Hongtao Zhang
Yohan Frans
Ken Chang
Show All
Source
Cite
Save
Citations (17)
A 2.488---11.2 Gb/s SerDes in 40 nm low-leakage CMOS with multi-protocol compatibility for FPGA applications
2014
Analog Integrated Circuits and Signal Processing
Socrates D. Vamvakos
Claude R. Gauthier
Chethan Rao
Alvin Wang
Karthisha Ramoshan Canagasaby
Khaldoon Abugharbieh
Prashant Choudhary
Sanjay Dabral
Shaishav Desai
Mahmudul Hassan
K. C. Hsieh
Bendik Kleveland
Gurupada Mandal
Richard Rouse
Ritesh Saraf
Jason Yeung
Ying Cao
Show All
Source
Cite
Save
Citations (1)
1