Old Web
English
Sign In
Acemap
>
authorDetail
>
Luigi Pantisano
Luigi Pantisano
GlobalFoundries
Optoelectronics
Materials science
Modulation
Electronic engineering
Logic gate
6
Papers
15
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (4)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
FinFET with Contact over Active-Gate for 5G Ultra-Wideband Applications
2020
VLSIT | Symposium on VLSI Technology
A. Razavieh
Vinayak Mahajan
W. L. Oo
S. Cimino
S. V. Khokale
K. Nagahiro
Luigi Pantisano
T. Ethirajan
J. Lemon
M. Gu
Y. Chen
H. T. Wang
T.H. Lee
Show All
Source
Cite
Save
Citations (3)
Self-heating effects on Hot carrier degradation and its impact on logic circuit reliability
2019
IEEE Transactions on Device and Materials Reliability
P. Paliwoda
Zakariae Chbili
Andreas Kerber
T. Nigam
K. Nagahiro
S. Cimino
Maria Toledano-Luque
Luigi Pantisano
B. Min
Durgamadhab Misra
Show All
Source
Cite
Save
Citations (7)
Study of Lanthanum Diffusion in HfO 2 -Based High-k Gate Stack
2018
Meng Zhu
Balaji Kannan
Yibin Zhang
Manasa Medikonda
Yifan Liang
Jinghong Li
Aritra Dasgupta
Luigi Pantisano
Merve Ozbek
Shahab Siddiqui
Jinping Liu
Show All
Source
Cite
Save
Citations (0)
Understanding gate metal work function (mWF) impact on device reliability — A holistic approach
2018
IRPS | International Reliability Physics Symposium
P. Srinivasan
R. Ranjan
S. Cimino
A. Zainuddin
Balaji Kannan
Luigi Pantisano
I. Mahmud
G. Dilliway
Tanya Nigam
Show All
Source
Cite
Save
Citations (5)
1