Old Web
English
Sign In
Acemap
>
authorDetail
>
Patsy Cadareanu
Patsy Cadareanu
University of Utah
Logic gate
Computer science
Field-effect transistor
Materials science
Transistor
8
Papers
26
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A TCAD Simulation Study of Three-Independent-Gate Field-Effect Transistors at the 10-nm Node
2021
IEEE Transactions on Electron Devices
Patsy Cadareanu
Pierre-Emmanuel Gaillardon
Show All
Source
Cite
Save
Citations (0)
A RRAM-based FPGA for Energy-efficient Edge Computing.
2020
DATE | Design, Automation, and Test in Europe
Xifan Tang
Edouard Giacomin
Patsy Cadareanu
Ganesh Gore
Pierre-Emmanuel Gaillardon
Show All
Source
Cite
Save
Citations (0)
Nanoscale Three-Independent-Gate Transistors: Geometric TCAD Simulations at the 10 nm-Node
2019
NMDC | Nanotechnology Materials and Devices Conference
Patsy Cadareanu
Pierre-Emmanuel Gaillardon
Show All
Source
Cite
Save
Citations (3)
Rebooting Our Computing Models.
2019
DATE | Design, Automation, and Test in Europe
Patsy Cadareanu
C. G. Almudever
A. Khanna
Arijit Raychowdhury
Suman Datta
Koen Bertels
V. Narayanan
M. Di Ventra
Pierre-Emmanuel Gaillardon
Show All
Source
Cite
Save
Citations (6)
Emerging reconfigurable nanotechnologies: can they support future electronics?
2018
ICCAD | International Conference on Computer Aided Design
Shubham Rail
Srivatsa Rangachar Srinivasa
Patsy Cadareanu
Xunzhao Yin
Xiaobo Sharon Hu
Pierre-Emmanuel Gaillardon
Vijaykrishnan Narayanan
Akash Kumar
Show All
Source
Cite
Save
Citations (10)
1