Old Web
English
Sign In
Acemap
>
authorDetail
>
Marcone Laure
Marcone Laure
Universidade Federal de Viçosa
Computer science
Parallel computing
Interconnection
Multistage interconnection networks
Scalability
4
Papers
17
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
A low cost and adaptable routing network for reconfigurable systems
2009
IPDPS | International Parallel and Distributed Processing Symposium
Ricardo S. Ferreira
Marcone Laure
Antonio Carlos Schneider Beck
Thiago Berticelli Lo
Mateus B. Rutzig
Luigi Carro
Show All
Source
Cite
Save
Citations (14)
Reducing interconnection cost in coarse-grained dynamic computing through multistage network
2008
FPL | Field-Programmable Logic and Applications
Ricardo S. Ferreira
Marcone Laure
Mateus B. Rutzig
Antonio Carlos Schneider Beck
Luigi Carro
Show All
Source
Cite
Save
Citations (3)
M1B_1 Bitstream Encryption and Authentication with AES-GCM in Dynamically
2008
Marcone Laure
Mateus B. Rutzig
Antonio Carlos Schneider Beck
Luigi Carro
Session Chairs
Bernard Pottier
Marco Platzner
João M. P. Cardoso
Felix Reimann
Paul W. Schumacher
Pradip K. Jha
Todor Stefanov
Koen Bertels
Christos-Savvas Bouganis
Uli Heinkel
Dirk Koch
Martin Langhammer
Dirk Stroobandt
Show All
Source
Cite
Save
Citations (0)
1