Old Web
English
Sign In
Acemap
>
authorDetail
>
Sajith Kalathingal
Sajith Kalathingal
Intel
Lockstep
Parallel computing
SPMD
Thread (computing)
Cache
3
Papers
1
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Dynamic Inter-Thread Vectorization Architecture: Extracting DLP from TLP
2016
SBAC-PAD | Symposium on Computer Architecture and High Performance Computing
Sajith Kalathingal
Sylvain Collange
Bharath Narasimha Swamy
André Seznec
Show All
Source
Cite
Save
Citations (1)
1