Old Web
English
Sign In
Acemap
>
authorDetail
>
Jun Won Jung
Jun Won Jung
University of California, Los Angeles
Electronic engineering
Computer science
power consumption
CMOS
Clock skew
5
Papers
104
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
An 182mW 1-60Gb/s Configurable PAM-4/NRZ Transceiver for Large Scale ASIC Integration in 7nm FinFET Technology.
2022
ISSCC | International Symposium on Security in Computing and Communication
Namik Kocaman
Ullas Singh
Bharath Raghavan
Arvindh Iyer
Saurabh Surana
Jun Won Jung
Jae-Hun Jeong
Heng Zhang
Anand Vasani
Yonghyun Shim
Zhi Huang
Adesh Garg
Bo Wu
Fei-Fei Liu
Ray Wang
Matthew Loh
Alex Wang
Mario Caresosa
Bo Zhang
Afshin Momtaz
Show All
Source
Cite
Save
Citations (0)
A 25 Gb/s 5.8 mW CMOS Equalizer
2015
IEEE Journal of Solid-state Circuits
Jun Won Jung
Behzad Razavi
Show All
Source
Cite
Save
Citations (29)
2.4 A 25Gb/s 5.8mW CMOS equalizer
2014
ISSCC | International Solid-State Circuits Conference
Jun Won Jung
Behzad Razavi
Show All
Source
Cite
Save
Citations (12)
A 25-Gb/s 5-mW CMOS CDR/Deserializer
2013
IEEE Journal of Solid-state Circuits
Jun Won Jung
Behzad Razavi
Show All
Source
Cite
Save
Citations (57)
A 25-Gb/s 5-mWCMOS CDR/deserializer
2012
VLSIC | Symposium on VLSI Circuits
Jun Won Jung
Behzad Razavi
Show All
Source
Cite
Save
Citations (6)
1