Old Web
English
Sign In
Acemap
>
authorDetail
>
S. Mitarai
S. Mitarai
Fujitsu
Computer science
CMOS
Electronic engineering
Electronic circuit
Static random-access memory
7
Papers
266
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (5)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications
1998
IEEE Journal of Solid-state Circuits
Hajime Kubosawa
Hiromasa Takahashi
Satoshi Ando
Yoshimi Asada
Akira Asato
Atsuhiro Suga
Michihide Kimura
Naoshi Higaki
Hideo Miyake
Tomio Sato
Hideaki Anbutsu
Toshitaka Tsuda
Tetsuo Yoshimura
Isao Amano
Mutsuaki Kai
S. Mitarai
Show All
Source
Cite
Save
Citations (2)
A 1 V 0.9 mW at 100 MHz 2 k/spl times/16 b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 /spl mu/m dual-Vt CMOS
1998
ISSCC | International Solid-State Circuits Conference
Toshihiko Mori
Bharadwaj Amrutur
Ken Mai
Mark Horowitz
I. Fukushi
T. Izawa
S. Mitarai
Show All
Source
Cite
Save
Citations (4)
A 1.2 W 2.16 GOPS/720 MFLOPS embedded superscalar microprocessor for multimedia applications
1998
ISSCC | International Solid-State Circuits Conference
Hajime Kubosawa
Hiromasa Takahashi
Satoshi Ando
Yoshimi Asada
Akira Asato
Atsuhiro Suga
Michihide Kimura
Naoshi Higaki
Hideo Miyake
Tomio Sato
Hideaki Anbutsu
Toshitaka Tsuda
Tetsuo Yoshimura
Isao Amano
Mutsuaki Kai
S. Mitarai
Show All
Source
Cite
Save
Citations (4)
SP 22.4: A 1V 0.9mW at 100MHz 2kx16b SRAM utilizing a Half-Swing Pulsed-Decoder and Write-Bus Architecture in 0.25pm Dual-Vt CMOS
1998
International Solid-State Circuits Conference
T. Moriis
Mark Horowitz
I. Fukush
T. Izawa
S. Mitarai
Show All
Source
Cite
Save
Citations (3)
A 4.1 ns compact 54×54 b multiplier utilizing sign select Booth encoders
1997
ISSCC | International Solid-State Circuits Conference
Atsuki Inoue
R. Ohe
S. Kashiwakura
S. Mitarai
T. Tsuru
T. Izawa
Gensuke Goto
Show All
Source
Cite
Save
Citations (66)
1