Old Web
English
Sign In
Acemap
>
authorDetail
>
Vladica S. Stojanovic
Vladica S. Stojanovic
Distortion
Timing margin
Jitter
Intersymbol interference
Input/output
1
Papers
34
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (1)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Accurate System Voltage and Timing Margin Simulation in High-Speed I/O System Designs
2008
IEEE Transactions on Advanced Packaging
Kyung Suk Oh
Frank Lambrecht
Sam Chang
Qi Lin
Jihong Ren
Chuck Yuan
Jared L. Zerbe
Vladica S. Stojanovic
Show All
Source
Cite
Save
Citations (34)
1