Old Web
English
Sign In
Acemap
>
authorDetail
>
S. K.Manikandan
S. K.Manikandan
Computer science
Binary number
Remainder
Multiplication
Multiplier (economics)
5
Papers
4
Citations
0.00
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
Intelligent Tourniquet System for Emergency AID Using Wireless Network
2021
T. Venkatesh
M. Nisha Angeline
S. K.Manikandan
S. Priyadharshini
K. Murugan
K Siddharthraju
T Shanmugaraja
Show All
Source
Cite
Save
Citations (0)
Design of High Speed Vedic Multiplier based on Nikhilam Sutra Algorithm using Successive Approximation
2016
Asian Journal of Research in Social Sciences and Humanities
S. K.Manikandan
C. Palanisamy
Show All
Source
Cite
Save
Citations (1)
Vlsi Design of Cache Compression in Microprocessor Using Pattern Matching Technique
2012
IOSR Journal of Electronics and Communication Engineering
M. Nisha Angeline
S. Valarmathy
S. K.Manikandan
C. Palanisamy
Show All
Source
Cite
Save
Citations (1)
1