Old Web
English
Sign In
Acemap
>
authorDetail
>
Franz Marcus Schuffny
Franz Marcus Schuffny
Electronic engineering
Architecture
Calibration
Computer science
Jitter
3
Papers
1
Citations
0
KQI
Citation Trend
Filter By
Interval:
1900~2024
1900
2024
Author
Papers (3)
Sort By
Default
Most Recent
Most Early
Most Citation
No data
Journal
Conference
Others
An Ultra-Low Area Digital-Assisted Neuro Recording System in 22nm FDSOI Technology.
2022
IEEE Trans. Circuits Syst. II Express Briefs
Franz Marcus Schuffny
Sebastian Höppner
Stefan Hänzsche
Seyed Mohammad Ali Zeinolabedin
Christian Mayr
Show All
Source
Cite
Save
Citations (0)
A 16-Channel Fully Configurable Neural SoC With 1.52 $\mu$W/Ch Signal Acquisition, 2.79 $\mu$W/Ch Real-Time Spike Classifier, and 1.79 TOPS/W Deep Neural Network Accelerator in 22 nm FDSOI.
2022
IEEE Trans. Biomed. Circuits Syst.
Seyed Mohammad Ali Zeinolabedin
Franz Marcus Schuffny
Richard George
Florian Kelber
Heiner Bauer
Stefan Scholze
Stefan Hänzsche
Marco Stolba
Andreas Dixius
Georg Ellguth
Dennis Walter
Sebastian Höppner
Christian Mayr
Show All
Source
Cite
Save
Citations (0)
A Multi-Bit PFD Architecture for ADPLLs with Built-In Jitter Self-Calibration
2019
ISCAS | International Symposium on Circuits and Systems
Franz Marcus Schuffny
Sebastian Höppner
Alexander Oefelein
Christian Mayr
Show All
Source
Cite
Save
Citations (1)
1